Allows electronics engineers and IC designers to create configurable RTL (VHDL/Verilog) IP cores and provides an interface for the user to set up core parameters.
CoreTML is based on a template system which is completely language-neutral and therefore can be used not only semiconductor-related projects.
Use Patent Claims
Include Install Instructions
These details are provided for information only. No information here is legal advice and should not be used as such.