Allows electronics engineers and IC designers to create configurable RTL (VHDL/Verilog) IP cores and provides an interface for the user to set up core parameters.
CoreTML is based on a template system which is completely language-neutral and therefore can be used not only semiconductor-related projects.
Place Warranty
Commercial Use
Use Patent Claims
Modify
Distribute
Sub-License
Hold Liable
Include Copyright
State Changes
Include Install Instructions
Include License
Distribute Original
Disclose Source
These details are provided for information only. No information here is legal advice and should not be used as such.