0
I Use This!
Inactive
Analyzed 2 days ago. based on code collected 2 days ago.

Project Summary

This project is developed for Full Customer Design Enviroment. Schematic Entry/SPICE/SPICE(RF)/Layout/Verilog-AMS Via /Verilog Via Will be included.

Tags

No tags have been added

In a Nutshell, IC Designers...

This Project has No vulnerabilities Reported Against it

Did You Know...

  • ...
    Black Duck offers a free trial so you can discover if there are open source vulnerabilities in your code
  • ...
    you can subscribe to e-mail newsletters to receive update from the Open Hub blog
  • ...
    nearly 1 in 3 companies have no process for identifying, tracking, or remediating known open source vulnerabilities
  • ...
    learn about Open Hub updates and features on the Open Hub blog

Languages

Languages?height=75&width=75
C
55%
C++
21%
Autoconf
7%
21 Other
17%

30 Day Summary

Apr 19 2018 — May 19 2018

12 Month Summary

May 19 2017 — May 19 2018

Ratings

Be the first to rate this project
Click to add your rating
   Spinner
Review this Project!