0
I Use This!
Activity Not Available
Analyzed over 1 year ago. based on code collected almost 2 years ago.

Project Summary

This project is developed for Full Customer Design Enviroment. Schematic Entry/SPICE/SPICE(RF)/Layout/Verilog-AMS Via /Verilog Via Will be included.

Tags

No tags have been added

In a Nutshell, IC Designers...

This Project has No vulnerabilities Reported Against it

Did You Know...

  • ...
    nearly 1 in 3 companies have no process for identifying, tracking, or remediating known open source vulnerabilities
  • ...
    search using multiple tags to find exactly what you need
  • ...
    in 2016, 47% of companies did not have formal process in place to track OS code
  • ...
    by exploring contributors within projects, you can view details on every commit they have made to that project

Languages

Languages?height=75&width=75
C
84%
13 Other
16%

30 Day Summary

Jul 26 2019 — Aug 25 2019

12 Month Summary

Aug 25 2018 — Aug 25 2019

Ratings

Be the first to rate this project
Click to add your rating
   Spinner
Review this Project!