0
I Use This!
Activity Not Available
Analyzed almost 3 years ago. based on code collected over 3 years ago.

Project Summary

This project is developed for Full Customer Design Enviroment. Schematic Entry/SPICE/SPICE(RF)/Layout/Verilog-AMS Via /Verilog Via Will be included.

Tags

No tags have been added

In a Nutshell, IC Designers...

This Project has No vulnerabilities Reported Against it

Did You Know...

  • ...
    nearly 1 in 3 companies have no process for identifying, tracking, or remediating known open source vulnerabilities
  • ...
    compare projects before you chose one to use
  • ...
    there are over 3,000 projects on the Open Hub with security vulnerabilities reported against them
  • ...
    data presented on the Open Hub is available through our API

Languages

C
84%
13 Other
16%

30 Day Summary

Jul 26 2019 — Aug 25 2019

12 Month Summary

Aug 25 2018 — Aug 25 2019

Ratings

Be the first to rate this project
Click to add your rating
  
Review this Project!