0
I Use This!
Inactive
Analyzed 8 days ago. based on code collected 9 days ago.

Project Summary

This project is developed for Full Customer Design Enviroment. Schematic Entry/SPICE/SPICE(RF)/Layout/Verilog-AMS Via /Verilog Via Will be included.

Tags

No tags have been added

In a Nutshell, IC Designers...

This Project has No vulnerabilities Reported Against it

Did You Know...

  • ...
    Black Duck offers a free trial so you can discover if there are open source vulnerabilities in your code
  • ...
    check out hot projects on the Open Hub
  • ...
    in 2016, 47% of companies did not have formal process in place to track OS code
  • ...
    data presented on the Open Hub is available through our API

Languages

Languages?height=75&width=75
C
55%
C++
21%
Autoconf
7%
21 Other
17%

30 Day Summary

Nov 5 2018 — Dec 5 2018

12 Month Summary

Dec 5 2017 — Dec 5 2018

Ratings

Be the first to rate this project
Click to add your rating
   Spinner
Review this Project!