Signs is a development environment for hardware designs in VHDL and other hardware description languages. It provides synthesis and simulation tools which are fully integrated in an Eclipse plugin including graphical netlist and waveform viewers.
These details are provided for information only. No information here is legal advice and should not be used as such.
There are no reported vulnerabilities