Project Summary
Compiler-like program that checks Verilog source for common design errors. This tool can help beginning Verilog programmers who aren't aware of common design pitfalls and advanced Verilog programmers who want to double check large projects.
In a Nutshell, Verilog Design Checker...
This Project has No vulnerabilities Reported Against it
Did You Know...
-
...
55% of companies leverage OSS for production infrastructure
-
...
data presented on the Open Hub is available through our API
-
...
nearly 1 in 3 companies have no process for identifying, tracking, or remediating known open source vulnerabilities
-
...
by exploring contributors within projects, you can view details on every commit they have made to that project
