It will provide support for accessing POSIX
features from VHDL. This is done by using the foreign language
interfaces of the individual VHDL simulators to implement a common
Use Patent Claims
Include Install Instructions
These details are provided for information only. No information here is legal advice and should not be used as such.