Follow @
OH
0
[WIP] in-order 5-stages pipeline MIPS64r6el SoC implementation with peripheral components, simulated with verilator
c++ MIPS64 SoC systemverilog verilator