Analyzed
3 months
ago.
based on code collected
6 months
ago.
Project Summary
A FPGA friendly 32 bit RISC-V CPU implementation
In a Nutshell, VexRiscv...
- ...
- ...
-
...
has a young, but established codebase
maintained by a large development team
with stable Y-O-Y commits -
...
took an estimated 15 years of effort (COCOMO model)
starting with its first commit in March, 2017
ending with its most recent commit 6 months ago
Quick Reference
https://github.com/SpinalHDL/Vex...
Project Security
Vulnerabilities per Version ( last 10 releases )
There are no reported vulnerabilities
Project Vulnerability Report
Security Confidence Index
Poor security track-record
Favorable security track-record
Vulnerability Exposure Index
Many reported vulnerabilities
Few reported vulnerabilities
Did You Know...
-
...
65% of companies leverage OSS to speed application development in 2016
-
...
learn about Open Hub updates and features on the Open Hub blog
-
...
in 2016, 47% of companies did not have formal process in place to track OS code
-
...
by exploring contributors within projects, you can view details on every commit they have made to that project
30 Day SummarySep 10 2019 — Oct 10 2019
|
12 Month SummaryOct 10 2018 — Oct 10 2019
|
